


CMEmu: Synthesizing a Cycle-Exact Model of Program Execution on ARM Cortex-M from In-Code Timing Measurements

Maciej Matraszek, Mateusz Banaszek, Wojciech Ciszewski, Artur Jamro, Wojciech Kordalski, Daniel Gutowski, Michał Siwiński, Bartłomiej Dalak, and Konrad Iwanicki




UNIVERSITY
OF WARSAW

Motivation



7 ms


Concurrent Transmission




8 ms


> 12 cycles for 48 MHz

> 0.5 μ s






~~reverse engineering~~



modeling execution time

Challenge



A high-magnification photograph of a microprocessor die, showing its intricate circuitry and various functional blocks. The die is rectangular with a complex internal layout. Three specific areas are highlighted with white text labels: 'FLASH' in the upper left, 'SRAM' in the center, and 'CPU' in the lower right. The die is surrounded by a dense array of pins or contacts along its perimeter.

FLASH

SRAM

CPU

ADDS	R0,	R1		; R0 += R1
UMULL	R1,	R0,	R0,	R1
LDR	R2,	[R1],	#4	; R2 = *(R1++)
STR	R2,	[R3]		; *R3 = R2
BEQ	label			; if EQ { goto label; }

read-after-write (RAW) hazard


speculative loading of the target instruction

memory access (bus contention)


Research question

Can a cycle-exact model of a modern microcontroller be devised without access to its hardware sources?

Goal



Texas Instruments CC2650




start()


```
ADDS    R0, R1
UMULL   R1, R0, R0, R1
LDR     R2, [R1], #4
STR     R2, [R3]
BEQ     label
```

stop()


built-in counters: 

Background






arithmetic-logical:



load-store:





In reality

start()

```
ADDS    R0, R1
UMULL   R1, R0, R0, R1
LDR     R2, [R1], #4
STR     R2, [R3]
BEQ     label
```

stop()

cycles:

i

...

i + n

X:D

?

X:D

How to reconstruct what's in between?

 (`ADD RA, RB` from 0-wait-state GPRAM) = 1 cycle

`F:D`

Conclusion: X

 (`ADD RA, RB` from 2-wait-state Flash) = 3 cycle

`F:D` `F:D` `F:D`

Conclusion: X X X ?

Let's use a *gadget*

instruction	min. cycles	instruction	min. cycles	instructions	cycles in total
ADD	1				6
UDIV	2				6
UMULL	3				6
UMULL	4	ADD	1	GADGET; ADD	6
UDIV	5				6
UDIV	6				7
UDIV	7				8
...	...				...

$$7 + 1 = 8$$

$$6 + 1 = 7$$

$$5 + 1 = 6$$

$$4 + 1 + 1 = 6$$

Conclusion: ADD X + something

What else is there besides ? When?

Let's use a *Sudoku-like reconstruction*

code in
GPRAM

1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [0]

F:A	F:D	D	X:A	X:D
		(F)	D	D

ADD.N

LDR.W [GPRAM]

F:A	F:D	(F)	(F)
-----	-----	-----	-----

LDR.W [GPRAM]

F:A	F:D	(F)
-----	-----	-----

GADGET 2-cycle

LDR.W [0]

$\Delta \bar{0} = 8$

X X

X:D

Let's use a *Sudoku-like reconstruction*

code in
GPRAM

1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [0]

F:A	F:D	D	X:A	X:D
		(F)	D	D

ADD.N

LDR.W [GPRAM]

F:A	F:D	(F)	(F)
-----	-----	-----	-----

LDR.W [GPRAM]

F:A	F:D	(F)
-----	-----	-----

GADGET 1-cycle

LDR.W [0]

$\Delta \bar{0} = 8$

X

X:D

Let's use a *Sudoku-like reconstruction*

code in
GPRAM

1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [0]

F:A	F:D	D	X:A	X:D
		(F)	D	D

ADD.N

LDR.W [GPRAM]

F:A	F:D	(F)	(F)
-----	-----	-----	-----

LDR.W [GPRAM]

F:A	F:D	(F)
-----	-----	-----

GADGET 3-cycle

LDR.W [0]

$\Delta \tilde{0} = 9$

X	X	X
---	---	---


X:A	X
-----	---

Let's use a *Sudoku-like reconstruction*

code in
GPRAM


1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [$\tilde{O}$]




ADD.N


LDR.W [GPRAM]




LDR.W [GPRAM]



GADGET 2-cycle



LDR.W [$\tilde{O}$]



$$\Delta \tilde{O} = 8$$

Let's use a *Sudoku-like reconstruction*

code in
GPRAM

LDR.N [0]


ADD.N

LDR.W [SRAM]

LDR.W [SRAM]

GADGET 0: NOP

LDR.W [0]



Let's use a *Sudoku-like reconstruction*

code in
GPRAM

1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [0]

F:A	F:D	D	X:A	X:D
		(F)	D	D

ADD.N

LDR.W [GPRAM]

F:A	F:D	(F)	(F)	D	X:A	X:D
-----	-----	-----	-----	---	-----	-----

LDR.W [GPRAM]

F:A	F:D	(F)	(F)	D	X:A	X:D
-----	-----	-----	-----	---	-----	-----

GADGET 2-cycle

				F:A	F:D	D	D	X	X
--	--	--	--	-----	-----	---	---	---	---

LDR.W [0]

					F:A	F:?	F:?	F:D	D	X:A	X:D
--	--	--	--	--	-----	-----	-----	-----	---	-----	-----

Let's use a *Sudoku-like reconstruction*

code in
GPRAM

1 2 3 4 5 6 7 8 9 10 11 12 13

LDR.N [0]

F:A	F:D	D	X:A	X:D
-----	-----	---	-----	-----

ADD.N

		(F)	D	D	X
--	--	-----	---	---	---

LDR.W [GPRAM]

F:A	F:D	(F)	(F)	D	X:A	X:D
-----	-----	-----	-----	---	-----	-----

LDR.W [GPRAM]

F:A	F:D	(F)	(F)	D	X:A	X:D
-----	-----	-----	-----	---	-----	-----

GADGET 2-cycle

F:A	F:D	D	D	X	X
-----	-----	---	---	---	---

LDR.W [0]

F:A	F:?	F:?	F:D	D	X:A	X:D
-----	-----	-----	-----	---	-----	-----

How to validate interactions?

B label

label:

NOP.N

UMULL R1, R0, R0, R1

LDR [R1], R0 ; from Flash

LDR [R1], R0 ; from GPRAM

LDR [R1], R0 ; from SRAM

STR R4, [R3], #4

STR.N [R2], R3

STR [R2], R3

STR R4, [R3, #4]

STR.W [R2], R3

STR R4, [R3, #4]!

LDR [R1], R0

Let's use *extensive tests* with *gadgets*

4

GADGET A

4

GADGET B

4

GADGET C

8

GADGET D

8

STR

8

$8 \times 8 \times 4$

GADGET E

8

$$4 \times 4 \times 4 \times 8 \times 8 \times 8 \times 8 \times 8 \times 8 \times 4 = \sim 67\text{M}$$

Let's use an *automatic characterization*

hardware	model	STR	Gadget A	Gadget B	
343	342	.N [R, R]	NOP.N	ADD	
434	434	.N [R], R	—	UDIV	
645	643	.W [R, R]	NOP.N	UMULL	...
454	454	.W [R, #]!	—	UMULL	
453	453	.N [R], #	NOP.W	UDIV	
...	...	...	...	...	

manual feature engineering

agglomerative clustering


gradient boosted trees

TE2Rules

logic- and data-based simplifications

Fetch's buffer:

empty



pipelined

How to discover quirks?

Let's use *errata notices*

Let's use a *programs generator*



LDR LR, [R1]
STR R2, [R3]
BX LR

+

UMULL R0, R1, R2, R3
MLA R4, R5, R6, R0
MLA R7, R8, R9, R0

=

UMULL LR, R1, R2, R3
MLA R4, R5, R6, LR
BX LR

pipelined Execute
but a *hack*

pipelined Execute
but undocumented

New CPU bug!

Outcome



CMEmu



```
_start:
    bl min_max

min_max:
    @ ...

    @ The example
    .align 4
    adds.w r0, r1
    umull.w r1, r0, r0, r1
    ldr.w r2, [r1], #4
    str.w r2, [r3]
    beq.w label
    add.w r4, r2
    add.w r5, r2
    add.w r4, r2
    label:
    add.w r4, r5

    @ ...
```

```
$ make
arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -mlittle-endian -fno-builtin-printf -f
no-builtin-sprintf -fno-builtin-snprintf -fno-builtin-vprintf -fno-exceptions -I
../../../../cmemu-elf-loader/cmemu-target/ -fshort-enums -fomit-frame-pointer -f
no-strict-aliasing -Wall -Werror -std=c99 -Og -ggdb3 -gz -c min_max.S -o min_max
.o
arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -mlittle-endian -fno-builtin-printf -f
no-builtin-sprintf -fno-builtin-snprintf -fno-builtin-vprintf -fno-exceptions -I
../../../../cmemu-elf-loader/cmemu-target/ -fshort-enums -fomit-frame-pointer -f
no-strict-aliasing -Wall -Werror -std=c99 -Og -ggdb3 -gz -T ../../../../../../cmemu-el
f-loader/cmemu-target/cc26xx.lds -WL,--gc-sections -nostdlib -nostdinc -WL,-\ ( m
in_max.o ../../../../../../cmemu-elf-loader/cmemu-target/cc26xx.o -WL,-\ ) -o min_max.
elf
rm min_max.o
$ █

$ cargo run --release -p cmemu --features cycle-debug-logger -- --cycle-debug-log
g-file min_max.json min_max.elf
    Finished `release` profile [optimized] target(s) in 0.21s
    Running `target/release/cmemu --cycle-debug-log-file min_max.json min_max.e
lf`
$ █
```




CMEmu



```
_start:  
    bl min_max
```

```
min_max:
```

```
$ make  
arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -mlittle-endian -fno-builtin-printf -f  
no-builtin-sprintf -fno-builtin-snprintf -fno-builtin-vprintf -fno-exceptions -I  
../../../../cmemu-elf-loader/cmemu-target/ -fshort-enums -fomit-frame-pointer -f  
no-strict-aliasing -Wall -Werror -std=c99 -Og -ggdb3 -gz -c min_max.S -o min_max
```



Cycle-exactness

Development:

- ✓ 500,000 hand-crafted tests
- ✓ 900,000 generated programs
- ✓ 500,000,000 extensive tests

In total:
 10^{12} cycles



0 cycles error

Testing:

✓ Benchmarks:

Embench, STREAM, BenchCouncil
IoT Bench, TI MSP430
microbenchmarks

✓ Real-world code:

libc tests, Mbed TLS, OpenSSL,
TweetNaCl, wolfSSL, built-in ROM

✓ Tools:

CMGen, Examiner

Contributions, Next Steps & Future Goals

- Novel techniques
- CMEmu
- Integration with Cooja
- Adapting to more MCUs
- Supporting M0, M4, & co-processors
- Code optimization?
- Security validation?
- We're looking for collaborations!



Thank you! Time for Q&A

m.matraszek@mimuw.edu.pl

<https://mimuw-distributed-systems-group.github.io/cmemu/>