

CherryMote v5

schematics








Table of contents:

1. Schematics of the main PCB (pages 2 and 3).
2. Schematics of CC2650EM-7ID by Texas Instruments (page 4).
3. Schematics of RT5350F-OlinuXino rev. F by Olimex (page 5).




Sym	N°	Mils	MM	Qty	Plated
+	1	20	0.51	3	YES
x	2	24	0.60	181	YES
□	3	32	0.81	9	YES
◇	4	35	0.90	24	YES
⊗	5	39	1.00	68	YES
⊠	6	40	1.02	42	YES
+	7	43	1.10	1	YES
+	8	79	2.00	4	YES
x	9	91	2.30	2	YES
x	10	98	2.50	4	NOT
▽	11	126	3.20	8	NOT





Place L1 and C8 close to pin 33






Mount either C24 or C14 To select SMA or PCB ant.
R12 and C15 for antenna matching

Note that a DC-blocking capacitor must be used if antenna has DC-path to ground.

U1B		CC2650F128RGZ	
DIO_0	5	DIO_16	26
DIO_1	6	DIO_17	27
DIO_2	7	DIO_18	28
DIO_3	8	DIO_19	29
DIO_4	9	DIO_20	30
DIO_5	10	DIO_21	31
DIO_6	11	DIO_22	32
DIO_7	12	DIO_23	36
DIO_8	14	DIO_24	37
DIO_9	15	DIO_25	38
DIO_10	16	DIO_26	39
DIO_11	17	DIO_27	40
DIO_12	18	DIO_28	41
DIO_13	19	DIO_29	42
DIO_14	20	DIO_30	43
DIO_15	21	DIO_30	43
		DIO_16 / JTAG TDO	26
		DIO_17 / JTAG TDI	27
		DIO_22	32
		DIO_23	36
		DIO_24	37
		DIO_25	38
		DIO_26	39
		DIO_27	40
		DIO_28	41
		DIO_29	42
		DIO_30	43




NOTE:
The CC2650 is a superset of CC2610, CC2620, CC2630 and CC2640. This design can thus be considered a reference design for all of these devices.

Likewise, the CC2650EM board can be used to evaluate the performance for all the above mentioned devices.



Title:	CC2650EM-7ID	
Drawn:	FGK	
Checked:		
Size:	A3	Rev: 1.2.6
		Sheet: 1 of 1
Date:	Thursday, February 05, 2015	

RT5350F-OLinuXino
hardware revision F
Designed by Olimex LTD



RT5350 Boot Up Strapping			
Pin Name	Description	Value = 0	Value = 1
SPI_CLK<N1>	XTAL_FREQ_HI	20MHz	40MHz
WLAN_LED_N<K1>	Big Endian	Little Endian	Big Endian
EPHY_LED4_N<M4>	DRAM_FROM_EE	from boot strapping	from EEPROM
EPHY_LED3_N<M1> EPHY_LED2_N<L4>	DRAM_SIZE	00: 2MB/8MB 01: 8MB/16MB 10: 16MB/32MB, 32MB*2 11: 32MB	
EPHY_LED1_N<L1> EPHY_LED0_N<K3>	CPU_CLK_SEL	CPU clock select 00: 360MHz 01: Reserved 10: 320MHz 11: 300MHz	
SPI_MOSI<J3> TXD2<N2> TXD<K2>	CHIP_MODE[2:0]	A vector to set chip function/ test/debug modes 000 : Normal mode(boot from SPI serial flash) 001 : iNIC-USB mode 010 : Reserved 011 : Reserved 100 : Reserved 101 : iNIC-PHY mode 110 : SCAN mode 111 : TEST/DEBUG mode	

PHY Address

PHY address 5'd0 -> Internal PHY for port 0
 PHY address 5'd1 -> Internal PHY for port 1
 PHY address 5'd2 -> Internal PHY for port 2
 PHY address 5'd3 -> Internal PHY for port 3
 PHY address 5'd4 -> Internal PHY for port 4
 PHY address 5'd5 -> default for the external Port5
 PHY address 5'd5...5'd31 are free for the external PHY